An efficient class-AB OTA with enhanced output current, slew rate, open loop gain, and gain bandwidth is presented. The circuit is based on a class-AB input stage with adaptive biasing, and an output stage with dynamically biased cascode transistors. It can deliver output currents 100 times larger than the bias current with a total quiescent power dissipation of 72 µW. Measurement results of a 180 nm CMOS test chip prototype show slew rate, gain bandwidth, and open loop gain enhancement.
Introduction
, where A i is the transistor's intrinsic gain. Its maximum positive and negative output currents (I outMAX ) are limited by the total quiescent current (I Q ) to a value I outMAX ¼ 0:5I Q . Class-AB OTAs [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11] overcome this limitation and generate I outMAX > I Q . Super class-AB schemes [4] and [6] have remarkably large output Current Enhancement (CE two decades or higher) factors I outMAX ¼ CE Á I Q , while suffering from low open loop gain (A OL $ A i =2) which is of special concern in deep sub-micron technologies characterized by low A i values (A i < 20 V/V). On the other hand, class-AB OTAs with high open loop gain have only modest output current enhancement factors, i.e. in [7] and [8] I outMAX ¼ 2:24I Q , and I outMAX ¼ 5:55I Q respectively. In this letter, we discuss the implementation and experimental verification of a class-AB OTA that has simultaneously very high current enhancement factor and even higher open loop gain and bandwidth than the conventional class-A OTA of Fig. 1 .
Proposed scheme
The proposed class-AB OTA is shown in Fig. 2 . It has a class-AB input stage [12] implemented with Cascoded Flipped Voltage Followers (CFVFs shown in blue color) [13] with an adaptive biased load (Mp, Mcp) [6] and an adaptive biased tail transistor (Mnt', Mcnt). The class-AB differential pair generates transient currents i 1 , i 2 with peak values much higher than I bias .
The utilization of adaptive biasing in the load (V cpr ) and tail transistors (V cnr ) causes magnified replicas i 1 0 , i 2 0 of i 1 , i 2 to appear in the output branch. This leads to an output current that can be much larger than I bias .
In [4] and [6] cascode transistors in the output branches could not be used to achieve high open loop gain because the increasing gate-source voltage (V GS ) with very large currents causes output branch mirroring transistors to enter triode mode which limits the output current. In order to mitigate this problem, in the proposed circuit, cascode voltages V cp 0 , and V cn 0 adapt dynamically to the output current. A test chip with the proposed circuit and a conventional current mirror class-A OTA were fabricated in 0.18 µm CMOS technology (Fig. 3) . The proposed circuits occupied 0.15 m Â 0.046 m (0.007 mm 2 ) of silicon. The sizes (in µm) of unit NMOS and PMOS transistors were ðW=LÞ N ¼ ð4=0:7Þ and ðW=LÞ P ¼ ð16=0:7Þ respectively. Values R Large ¼ 100 kΩ, C bat ¼ 1 pF, C L ¼ 25 pF, V DD ¼ 0:9 V, V SS ¼ À0:9 V, and a bias current I bias ¼ 5 µA were used for testing purposes.
The experimental output waveforms of the proposed and the conventional class-A OTA connected in unity gain configuration are shown in Fig. 4 . The input is a 1 MHz square wave with amplitude of 0.8 V pp . The proposed scheme has an experimental SR ¼ 43:1 V/µs, GB ¼ 2:65 MHz, and A OL ¼ 77 dB while the conventional class-A scheme has SR ¼ 0:44 V/µs, GB ¼ 1 MHz, and A OL ¼ 71 dB. It can be seen that: a) the SR is improved by a factor 100 and b) the open loop gain and bandwidth of the proposed circuit have values approximately twice as large as the conventional class-A OTA with equal I bias .
The GB, A OL enhancement is expected from the utilization of the class-AB input stage [4] and [6] . The performance of class-AB circuits can be compared using the current enhancement figure of merit FOM CE ¼ SR Á C L =P Q where P Q is the total quiescent power dissipation. It can be seen that the proposed circuit has a higher FOM CE than all OTAs with high open loop gain and high phase margin (∼90°) reported in literature. The performance comparison between experimental results of the proposed OTA and some other references is summarized in Table I . 
Conclusion
An implementation of a class-AB OTA using a class-AB input stage with CFVFs, and dynamically biased cascode transistors is presented. Compared to the conventional OTA, the proposed scheme shows a very large enhancement factor of 100 in both SR and I outMAX without degradation in the open loop gain A OL ¼ 77 dB. Both A OL and GB are approximately a factor two higher than for a conventional current mirror OTA. A fabricated chip in 0.18 µm CMOS technology is used to verify experimentally theoretical predictions. 
